

INFORMATION DISCLOSURE CITATION

PTO-1449

Date Mailed: April 27, 1999

Atty Docket
54355/253032Serial No. 09/30
Unassigned 540

Applicant Van Ginneken, et al.

Filing Date
herewith 4/27/99Group Art Unit
Unassigned 2825U.S. PTO
09/300540
04/27/99

U.S. PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE
PD	5,757,657	05/26/98	Hathaway et al.	710	9	

FOREIGN PATENT DOCUMENTS

EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						Yes	No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

PD	Dion, J. and Monier, L.M.; "Countour: A Tile-based Gridless Router," WRL Research Report 3/95, Digital Western Research Laboratory
PD	Dion, J. and Monier, L.M.; "Recursive Layout Generation," WRL Research Report 2/95, Digital Western Research Laboratory

EXAMINER Phallaka Kite	DATE CONSIDERED 6/3/01
------------------------	------------------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

INFORMATION DISCLOSURE CITATION PTO-1449 Date Mailed: October 20, 2000				Atty Docket 12907/253032		Serial No. 09/300,540	
				Applicant Van Ginneken et al. [MAG-005]			
				Filing Date 4/27/99		Group Art Unit 2764 2825	

U.S. PATENT DOCUMENTS						
EXAMINER'S INITIALS	PATENT NO.	DATE	NAME	CLASS	SUBCLASS	FILING DATE
PD	5,761,664	6/2/98	Sayah, et al.	707	100	6/11/93
PD	5,764,534	6/9/98	Goetting	716	11	7/22/96

FOREIGN PATENT DOCUMENTS							
EXAMINER'S INITIALS	PATENT NO.	DATE	COUNTRY	CLASS	SUBCLASS	Translation	
						Yes	No

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)	
PD	Hwang., J., et al., "Generating layouts for self-emplementing modules"; Intl Workshop on Field Programmable Logic and Applications, FPGAS, GB, Abingdon, 31 Aug 1998, pp. 525-529
PD	Singhal, A., et al., "Object oriented data modeling for VLSI/CAD," Proc. of the 8 th Intl Conf. on VLSI Design, New Delhi, India, 4-7 Jan., 1995, pp. 25-29
PD	Fcanha, H.S., "Data astructtures for physical representation of VLSI," Software Eng'g Journal, GB, IEE. London, Vol5, No.6, Nov. 1, 1990.

EXAMINER <i>Phallaka Hitz</i>	DATE CONSIDERED <i>6/3/01</i>
-------------------------------	-------------------------------

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.